Low power design is the industry buzzword these days in present chip design technologies. Caches occupy around 50% of the total chip area and consume considerable amount of power. This project's focus is to reduce leakage power consumption of an 8 kbit SRAM by employing techniques like power gating. The main technique used in power gating is the use of sleep transistor. In our design we have chosen a stack-based implementation.
Introduction
CMOS technology scaling continues to reduce switching delay and power while improving area density [1] . As technology is scaled further, it brings challenging issues like process variations and increase in transistor leakage. A high performance VLSI microprocessor demands huge SRAM clusters to meet performance requirements.
There are three components of the leakage power: subthreshold leakage, gate leakage, and junction leakage.
Lowering power supply or dropping the rail-to-rail voltage decreases the leakage power. By reducing the voltage, the SRAM cell stability is degraded but SRAM is required to retain the data. Hence, the rail-to-rail voltage needs to be carefully controlled to maintain cell stability, to avoid data loss [2] .
As we can see from Figs. 14, the power leakage is getting worse with scaling [3] . Additionally since SRAM component of the design contributes much to the total chip area, their leakage power has become a signicant component of total chip power. As already mentioned in our design we have dynami- 
Design of the sleep transistor
Size is calculated using the average current method [5] .
When average current is owing through the sleep transistor and speed penalty for the SRAM block is known, Fig. 2 . 10T SRAM cell.
the minimum size can be estimated [6] . Gate delay time
Here β is drivability factor, C is output load capacitance, α is saturation index and V tL is low V th . MTC-MOS speed penalty is
The voltage swing is given by ∆V = I sleep R sleep . If W sleep is too large the current resonators suppress large ground forces and will not switch if it is too small the ground bounce is up to 0.5V dd . So typically the sleep transistor is 3% of SRAM cell area. In Fig. 2 there is our SRAM cell with the sized sleep transistors [8] .
Sleepy SRAM cell 10T
Two pairs of sleep transistors are used in the SRAM cell as shown in Fig. 2 . One in each pair is activated during idle mode based upon the value of the bit stored in the cell. This disconnects the OFF transistors from supply while retaining supply to the ON transistors [9] . Table III shows the leakage power and rate of reduction associated with the dierent kinds of implementation. Since, this is only for 1 Kb design, the reduction rate increases further as we move to higher density SRAM designs.
